I am working with Acceleration Stack Version 1.1 . How to change the frequency(uClk_usr uClk_usrDiv2) on the board? Does the uClk_userDiv2 have to be at half of uClk_user? I want uClk_usr to be 300M,and uClk_usrDiv2 to be 150M. what can i do ?

Question

eberlazare_i_intel · Answer

Hi,Please read the 5.3.2.1.7. Specify AFU User Clock TimingSection in our Accelerator Functional Unit Developer’s Guide for Intel FPGA Programmable Acceleration Card:https://www.intel.com/content/www/us/en/programmable/documentation/bfr1522087299048.htmlLet me know if there is further questions.

hyl · Answer

Hi, I am working with DCP 1.1, not 1.2 or 2.0.1 So this guide is not suitable for me. Please read the pictures in my attachment.

Forum Discussion

I am working with Acceleration Stack Version 1.1 . How to change the frequency(uClk_usr uClk_usrDiv2) on the board? Does the uClk_userDiv2 have to be at half of uClk_user? I want uClk_usr to be 300M,and uClk_usrDiv2 to be 150M. what can i do ?

2 Replies

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?