How to define separate bankbits on each memory replicate?

I am using Intel HLS tools to design an FPGA accelerator. In my application, I have an input array of 512 elements to my component. In each iteration of a loop, there are 3 concurrent loads to that ...