How do the descriptors get stored in the local sram of the Intel DSA (Data Streaming Accelerators)?

My question is about Intel DSA (Data Streaming Accelerator). Intel DSA, according to the docs, can handle up to 256 queues and 65536 items (the bit width of registers are 8 and 16 respectively). Do y...