How do I integrate my RTL design with OpenCL kernel synthesis results into one AFU (one gbs file)?

I want to create one FPGA version (one gbs file) that will consist of my RTL files and an OpenCL file that will accelerate into the FPGA (by OpenCL Kernel compiler). How can i do it?