Forum Discussion

ishikawa's avatar
ishikawa
Icon for New Contributor rankNew Contributor
5 years ago

How can I implement the 'counter sample' in FPGA (DE10-Standard)?

I was able to high-level synthesize the counter in the hls example file, but I don't know how to implement it in the FPGA from there. I have several files generated by high-level synthesis, which f...
KennyT_altera's avatar
KennyT_altera
Icon for Super Contributor rankSuper Contributor
5 years ago

Since this thread had been answered, we shall close this thread. If you still need further assistance, you are welcome to post a response within 15days or open a new thread, some one will be right with you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.