How can I implement the 'counter sample' in FPGA (DE10-Standard)?

I was able to high-level synthesize the counter in the hls example file, but I don't know how to implement it in the FPGA from there. I have several files generated by high-level synthesis, which f...