Hello,
I'm facing the following issue while synthesizing my project on Intel PAC.
Can you tell me which license is missing, how to obtain it and how to use it in a TCL-based flow?
Thanks
Error (292014): Can't find valid feature line for core LDC - xxxxx in current license. Error (13226): Can't open encrypted VHDL or Verilog HDL file xxxxx