itzmeanjanNew Contributor4 years agoFPGA Compile times out even with 24 hours Hi, Good day ! I'm using Intel SYCL/ DPC++ for targeting Intel Stratix 10 FPGA on Intel Devcloud, but my current design is somewhat large, so it's taking more time to compile the design. Even w...Show More
itzmeanjanNew Contributor4 years agoI just discovered this response, how can I submit job to FPGA queue ?
Recent DiscussionsAI Suite - Spatial IP outputs wrong valueAI Suite - Is it possible to simulate the AI IP?AI Suite - Streaming from HPS to DLA IPSolvedAgilex 7 I-Series "aocl diagnose acl0" error following OFSAI Suite - Custom model in the FPGA building processSolved