Forum Discussion

New Contributor

2 years ago

FPGA Agelix F-tile

#**Error: (vsim-3043) Unresolved reference to 'eth_f_hw' in eth_f_hw.IP_INST[0.hw_ip_ top.dut.eth_f_0.sip_inst.rx_lane_desired_state.

Frequent Contributor

2 years ago

Hi,

Thanks for submitting the issue.

Would you mind to share your .qar file? So that I can try to debug the issue from my side.

Best regards,

Zi Ying