SYou1New Contributor6 years agoExample design Hi , Do you have a whole example design of any kind that user can run directly on PAC + X86?
JohnT_AlteraRegular Contributor6 years agoHi,Example design is part of the Acceleration Stack acceleration. All PAC design is tested with x86.
Recent DiscussionsAgilex 7 FPGA Starter Kit with oneAPI Toolkit flow not detected over PCIeMCTP over PCIe VDM routing to PMCI in OFS N6000 FIM configuration and datapath clarificationHLS Compiler 24.1 error - aocl-clang.exe - dll entry point not foundSolvedError faced while executing on Agilex FPGA board....AI Suite System Throughput Issue