Forum Discussion

rupa's avatar
rupa
Icon for New Contributor rankNew Contributor
6 years ago

Ethernet data sniffing in FPGA

Dear all

I have MAX 10 development kit. I have to sniff the incoming Ethernet packets in FPGA using MAC layer and I do not want to use TCP/IP stack in Nios II Processor.

Please clarify and give me a idea how i can proceed.

Thank you in advance

Roopa

2 Replies

  • SengKok_L_Intel's avatar
    SengKok_L_Intel
    Icon for Regular Contributor rankRegular Contributor
    6 years ago

    Hi Roopa,


    This is really depending on what design you would like to implement. If you are using Triple speed ethernet IP, it uses Avalon ST as the interface to the user logic. You may create your own logic to process the received packet via the Avalon ST interface of TSE IP.


    Regards -SK


    • SengKok_L_Intel's avatar
      SengKok_L_Intel
      Icon for Regular Contributor rankRegular Contributor
      6 years ago

      If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

      Regards -SK