SHard2Occasional Contributor6 years agoDSP Builder generates non-portable '.qip' files Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition with Matlab R2013a. When a Simulink model is compiled in Quartus and archived to produce a portable IP block, the '.qip' files g...Show Moredemo_nco_2.zip789 KB
CheepinC_alteraRegular Contributor6 years agoHi,Yes, I have also highlighted the absolute path issue. Thank you.
Recent DiscussionsAgilex 7 FPGA Starter Kit with oneAPI Toolkit flow not detected over PCIeMCTP over PCIe VDM routing to PMCI in OFS N6000 FIM configuration and datapath clarificationHLS Compiler 24.1 error - aocl-clang.exe - dll entry point not foundSolvedError faced while executing on Agilex FPGA board....AI Suite System Throughput Issue