Forum Discussion

RJin1's avatar
RJin1
Icon for New Contributor rankNew Contributor
7 years ago

Double Buffering on Intel FPGA?

Hi all, I read the paper "Best-Effort FPGA Programming: A Few Steps Can Go a Long Way". They used HLS on Xilinx devices as example. Besides the normal optimization, I found the double buffering is i...
MuhammadAr_U_Intel's avatar
MuhammadAr_U_Intel
Icon for Contributor rankContributor
7 years ago
Hi, There is continuous improvements on HLS software with every release. I would suggest using the latest version of HLS compiler 18.1 to see what optimization/ pipelining are done by software. Thanks, Arslan