Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Acceleration

Forum Discussion

xMarc3's avatar
xMarc3
Icon for New Contributor rankNew Contributor
6 years ago

Do you have any stopwatch program in VHDL available for DE10 LITE ?

looking for a personnal project
Kay's avatar
Kay
Icon for New Contributor rankNew Contributor
6 years ago

Hi,

You may refer to the stopwatch design using HDL and FPGA here:

https://www.instructables.com/id/VHDL-Stopwatch-1/

https://www.instructables.com/id/Stopwatch-Using-VHDL/

https://www.researchgate.net/publication/322563471_Design_and_implementation_of_digital_clock_with_stopwatch_on_FPGA

https://eeprojects.com/fpga_stopwatch.html

http://www.myhdl.org/docs/examples/stopwatch/

Thanks

Recent Discussions

  • Mads_From_Denmark's avatar
    AI Suite - Spatial IP outputs wrong value
    19 hours ago
    Mads_From_Denmark
  • Mads_From_Denmark's avatar
    AI Suite - Is it possible to simulate the AI IP?
    3 days ago
    Mads_From_Denmark
  • Mads_From_Denmark's avatar
    AI Suite - Streaming from HPS to DLA IP
    Solved
    7 days ago
    Mads_From_Denmark
  • jjb169's avatar
    Agilex 7 I-Series "aocl diagnose acl0" error following OFS
    8 days ago
    jjb169
  • Mads_From_Denmark's avatar
    AI Suite - Custom model in the FPGA building process
    Solved
    20 days ago
    Mads_From_Denmark
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo