Forum Discussion

Ric2's avatar
Ric2
Icon for New Contributor rankNew Contributor
2 years ago

Deadlock while filling pipe for simulation

Hi, following best practice as descibed here we run into trouble with stalled writes. When you create a testbench for a oneAPI kernel that you intend to compile as an IP core, write all your data...
High-level Design Tools
Kevin_Xu_Intel's avatar
Kevin_Xu_Intel
Icon for New Contributor rankNew Contributor
2 years ago

Hello, I was able to reproduce the simulation hang with a 60000 gap. I suspecting this has something to do with your issue (1), where the handling of reaching the buffer limit isn't done properly. I will ask around to see if there is a work around.