fxu001
Occasional Contributor
6 years agocreate_generate_clock
If my source clock pass two PLL and new clock divided 3 to create new clock, how do I use create_generate_clock? Since Altera used derive_pll_clocks, it little bit confuse me now. I think It should ...