Forum Discussion
KennyT_altera
Super Contributor
4 years agoyou can archive your design in latest version vivado and send it to us
- rohith14 years ago
New Contributor
Attached is the file. The issue is that Xilinx has a carry4 primitive while intels carry sum is 2 input. Thank you so much!