Forum Discussion

New Contributor

5 years ago

Arria 10 GX Transceiver Native PHY using 64B/66B encoding/deconding in Basic(Enhanced PCS) Transceiver configuration rules.

As far as i know, when using Basic(Enhanced PCS) Transceiver configuration rules, user has to do the 64B/66B encoding/deconding which is not included in IP core himself . So is there any example w...

Deshi_Intel

Regular Contributor

5 years ago

Hi,

I don't quite understand your question.

I can see the 64B/66B encoder/decoder feature is available in Enhance PCS mode as shown in user guide doc (page 60, table 24)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/ug_arria10_xcvr_phy.pdf

Thanks.

Regards,

dlim

Forum Discussion

Arria 10 GX Transceiver Native PHY using 64B/66B encoding/deconding in Basic(Enhanced PCS) Transceiver configuration rules.

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?