Altera PLL (cycloneV) getting locked to the wrong frequency.

I have generated a PLL with dynamic reconfiguration enabled. Ref frequency = 160 MHz, Target Frequency = 16 MHz. before lock reconfig_to_pll[63:0] = 0_3c000000 reconfig_to_pll[63:0] = 0_3c00000...