Most RecentWhy does the SignalTap II Logic Analyzer crash with a fatal error?Why is the rx_freqlocked signal stuck in deasserted state after Cyclone® IV GX transceiver PLL reconfiguration? What are the correct steps for Cyclone IV GX transceiver PLL reconfiguration?Why do the Cyclone® III device IBIS Models fail in the SigXplorer DML checker?Where can I get the preset files for Altera Cyclone V and Arria V SoC development boards?AN 539: Test Methodology of Error Detection and Recovery using CRC in Altera FPGA Devices: Known IssueWhy does an M20K memory incorrectly show error status on the eccstatus port when the initial content data is read out?Where is the GNU documentation for Quartus 13.0 and 13.1Internal Error: Sub-system: U2B, File: /quartus/db/u2b/u2b_av_m10k_param.cpp, Line: 2018How do I enable configuration or programming file generation for Stratix® IV GX EP4SGX530KF43 device in the Quartus® II software version 9.1 SP2?ACDS 15.0 DisplayPort IP core fails to generate a time-limited programming file (.sof)
