Most RecentWhy do multiple pulses occur on flr_received signals when host do function level reset to an endpoint device of Scalable Switch IP for PCI Express*?Why does Nios® V/g processor experiences data corruption when it is enabled with TCM and ECC?Why is the Direct‑to‑Factory Image Pin reported as an Output?What is the latest device firmware for the Quartus® Prime Pro Edition Software version 24.2?What is the latest device firmware for the Quartus® Prime Pro Edition Software version 24.3?What is the latest device firmware for the Quartus® Prime Pro Edition Software version 25.3?Why does the Altera® Advanced Link Analyzer Crash or Produce Incorrect Results on Microsoft Windows 11* 25H2 Virtual Machines?Why ECC protection does not work in F-Tile Dynamic Reconfiguration Suite IP?Why do I see configuration failure "Error(18948): Error while sending VOUT_MODE command" if the PMBus Slave device type is set as XDPE12284C or PXE1410CDM_G005 for Agilex® 7 FPGA in Quartus® Prime Pro Edition Software version prior to 26.1?Why are there PCIe* functional failures observed after a Configuration via Protocol (CvP) update in Agilex® 7 FPGA devices (R-Tile) CvP designs?
