Most Recent5CEFA9F23's FIR compilerVIP fmax for Cyclone IV deviceALTLVDS_RX few questions.Bug in V Series Avalon MM for PCI ExpressSGDMA vs. PERFORMANCE_COUNTERRefreshing older FPGA with Avalon OpenCores 10/100 Ethernet MACRAM Based Shift Register (ALTSHIFT_TAPS) : Distance between taps equal to 1?ALTCLKCTRL not being instantiated by Modelsim-AlteraUniPHY DDR3 simulation is slowAvalon MM master read/write template problem
