Most RecentArria10 PCIe need two DMAs, (one for data moving ; the other for control msg transfer)PCIe Gen3 PHY-IPHow to use optane memory on Stratix 10 MX (Bittware 520N-MX board)Stratix V DDR3 simulation not working. All memory signals undefined.Cyclone 10 GX 40GBASE supportINQUIRYFAQAbout lvds serdes application[A10 gx]: TSE with PCIELow Latency 100G with RS-FEC fails placement on Stratix 10 H-tile
