Most Recentunique idStratix 10 Native PHY 10GBASE-R serial loopback: Rx is not always mirroring TxCyclone V GX, Native PHY, fPLL as TX PLL, per-channel divider and reconfigurationJTAG pin sharing in MAX10Thermal Model for the Cyclone 10LPBug ID 1507857411 and 14010984010, Transceivers not preserved when device remains unprogrammedCyclone V GX, Custom PHY, using fPLL as TX PLLSPI clock input and output pins on Intel FPGAsError Compiling Arria V Hardware DesignArria 10: 32 bit + 32 bit using one DSP possible?
