RichardT_altera
Super ContributorJoined 7 years ago
User Profile
Super Contributor
User Widgets
Contributions
Re: serv_req_info
I do not see attachment provided. Please kindly confirm. For fatal error, below are some troubleshooting steps that might help. If applicable, please try them. 1. Ensure that you are using the latest version of Quartus version as there are a few bug fixed. 2. Try restarting Quartus and your computer. This can help clear any temporary issues that may be causing the error. 3. Check your system resources, including memory, CPU usage, and disk space. Make sure you have enough available resources to run Quartus. 4. Try disabling any antivirus or firewall software temporarily, as they may be interfering with Quartus. 5. Run Quartus as administrator. 6. Install currprocess https://www.nirsoft.net/utils/cprocess.html and disable all the software running behind in the background. 7. Check your OS history update, e.g. to check if the issue happen after some specific Window update. Regards, Richard3Views0likes0CommentsRe: intel_onchip_Memory II RAM: r/w doesn t work from FPGA but from HPS
Based on your description, the issue is likely related to how the FPGA logic is interfacing with the on-chip RAM, specifically with address decoding, byte enables. Since the RAM works correctly when accessed from the HPS (C program), but not from the FPGA, the problem is likely in your RTL or Qsys interconnect configuration. If only the first or last byte changes, this often points to incorrect byte enable signals or address alignment issues in your FPGA logic. The fact that the HPS can read/write all bytes correctly suggests the RAM and its initialization are fine, and the Qsys interconnect is functional for the HPS side. When the FPGA writes, if only one byte is affected, check: - The width and alignment of your address bus - The byte enable signals from your FPGA logic to the RAM. - That you are not inadvertently writing only to address 0 or the highest address due to address calculation errors. Regards, Richard11Views0likes2CommentsRe: Shift Register triggers occassionally on both clock edges
There are a few things you can try: 1) Set DCLK as global clock 2) Constrain the source‑synchronous input properly in your sdc e.g. set_input_delay 3) Synchronize async signals into the DCLK domain: - Two-stage synchronizer for nDRDY and any other async control; sample DOUT* only with respect to the synchronized signals.3Views0likes0CommentsRe: Quartus/Signaltap complains about wrong version
Without the testcase and a known way to reproduce the problem, it will be very difficult to debug what might have gone wrong. Additionally, I could not find any similar error in our database. When you mentioned ‘it has come in touch with Quartus Pro 24.2,’ do you mean that you might have added and used the same .stp file in different Quartus version projects (e.g., 24.2) and then used it again in a previous used Quartus version? Perhaps try archiving the project into a .qar file before upgrading to a newer Quartus version, or create a new .stp file when using it in another Quartus version to see if the issue can be avoided. Regards, Richard Tan8Views0likes2CommentsRe: Quartus/Signaltap complains about wrong version
Which Quartus Edition are you using—Standard or Pro? Does creating a new .stp file in your project (version 24.1) also cause this issue? Do you know when this .stp file was originally created and which Quartus version was used? Could you share your design .qar file (via Project > Archive Project) that can reproduce this error? Regards, Richard Tan30Views0likes4CommentsRe: The correct way to install QUARTUS on UBUNUT 24.04 LTS?
Troubleshooting Steps that you may check (if applicable): 1. System Requirements Before downloading and installing the software, please ensure that your system meets the minimum hardware and software requirements. Also, verify that your operating system is supported: 2. Determining System Requirements 2.3.1. Operating System Requirements 2. Disk Space Confirm that your system has sufficient disk space for installing the Altera FPGA software. 3. Antivirus Software If you are running antivirus software, try temporarily disabling it during the Quartus Prime software download and installation process. 4. Administrator Privileges Install the software using Administrator privileges. 5. .tar Installation Package If you're installing using a .tar file, try re-downloading the Quartus installation package and reinstalling. Make sure the .tar file is not corrupted by verifying its checksum. 6. Quartus Installer Try using the new Quartus installer for automatic download and installation. 7. Operating System Updates Review your OS update history to check if the issue started occurring after a specific Windows update. Regards, Richard Tan18Views0likes0Comments