VenT_AlteraFrequent ContributorJoined 3 years ago448 Posts9 LikesLikes received25 SolutionsView All Badges
ContributionsMost RecentMost LikesSolutionsRe: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a As we have not received any further feedback from you, I will step back at this time and allow the community to assist with any future follow-up questions you may have. Thank you for engaging with us! Best Regards, Ven Re: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a May I know if you have any updates on my previous message? Thanks. Best Regards, Ven Re: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a My understanding is that you ran the AXI-MM DMA Example Design application, either perfq_app or mcdma_test, using the provided driver, either Custom or DPDK. When running the application, you observed the failure: Writing 449 bytes to BAS, the host hang and subsequently reset. See Table 57 in the user guide for the application and supported test: https://docs.altera.com/r/docs/817911/25.3.1/axi-multichannel-dma-ip-for-pci-express-user-guide/design-example-overview To run the application of the Example Design, I believe your team has followed the prerequisites steps and commands provided in the user guide: https://docs.altera.com/r/docs/683517/25.3.1/multi-channel-dma-ip-for-pci-express-design-example-user-guide/running-the-design-example-application-on-a-hardware-setup Hence, please provide the log covering the full sequence, from the prerequisites setup up to the point where the errors occur. If my understanding is incorrect, please let me know. Please be advised that I will be out of the office next entire week, beginning Feb 16, and returning on Feb 23. Please expect a delay in response. Thanks. Best Regards, Ven Re: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a I understand that you observed the failure in Example Design as well. Let's focus on the Example Design. Please provide the log from the prerequisites setup to running the application and hit the errors. I'd like to see the exact commands and their output. Which driver (Custom or DPDK) and which AXI-MM DMA test did you perform (perfq_app or mcdma_test)? Please share the detailed steps in the log. Thanks. Best Regards, Ven Re: Accessing registers in the PCIE IP beyond MCDMA using system console Hi Dhiraj Thank you for the updates. I’m looking into your additional questions and will get back to you as soon as possible. Please be advised that I will be out of the office next entire week, beginning Feb 16, and returning on Feb 23. Please expect a delay in response. Thanks. Best Regards, Ven Re: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a Thank you for your reply. Since you are using your own driver and application, to isolate whether the issue is software or hardware, please run our Example Design on your board. Port the Example Design to your platform and run the accompanying application. Follow the steps in the user guide to generate Example Design and run the application. https://docs.altera.com/r/docs/817911/25.3.1/axi-multichannel-dma-ip-for-pci-express-user-guide/functional-description?tocId=ak5zOaugZ0426etSxKRO0Q You may generate the AXI-MM DMA Example Design and use the Custom or DPDK driver to perform the perfq_app or mcdma_test: AXI-MM DMA test. Please share your test results. Also, could you share the design goal for your implementation? If MCDMA is not required, you might consider using BAM + BAS (user mode) to simplify the design. Thanks. Best Regards, Ven Re: agilex 7 Platform Designer PIO 2x8 Hi xiaohao I am glad that your issue has been resolved. We’ll go ahead and close this forum thread. If you need further assistance or encounter any new issues, please open a new thread. We’re happy to help. Thank you for engaging with us! Thanks. Best Regards, Ven Re: Agilex-7 AXI MCDMA for PCIe hang Hi Mikhail_a Thanks for reaching out. May I ask the following to help us understand the issue: Could you attach the AXI MCDMA .ip file so we can review the parameter settings? Which design example variant and which driver did you use? Is the issue first observed in Q25.1, then in Q25.3.1? Did it work correctly prior to Q25.1? Are you using an Altera Dev Kit or a custom board? Could you share the STP when the issue occurs? Could you provide the exact steps to reproduce the issue? Thanks. Best Regards, Ven Re: Accessing registers in the PCIE IP beyond MCDMA using system console Hi Dhiraj Thank you for your reply. I will follow up with you early next week. Thanks. Best Regards, Ven Re: Accessing registers in the PCIE IP beyond MCDMA using system console Hi Dhiraj May I know if there are any updates? Thanks. Best Regards, Ven