Kshitij_Intel
Frequent ContributorJoined 4 years ago
User Profile
Frequent Contributor
User Widgets
Contributions
Re: dcfifo full broken
Hi, As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. Thank you, Kshitij Goel1.4KViews0likes0CommentsRe: How to modify "RX EQ" under "Stratix 10 E-Tile PHY"
Hi, As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. Thank you, Kshitij Goel658Views0likes0CommentsRe: Transceiver Native PHY clock and data width
Hi, As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. Thank you, Kshitij Goel751Views0likes0CommentsRe: dcfifo full broken
Hi, Are you using FIFO parameter editor or manually instantiating the FIFO IP? Please ensure that the input and output ports used, and the parameter values assigned are valid for the FIFO Intel® FPGA IP core you instantiate for your target device. If still not resolved, share the Quartus project QAR with the detailed steps to replicate the issue at my end. Thank you, Kshitij Goel1.6KViews0likes1CommentRe: Cyclone IV altgx simulation glitches
Hi, As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. Thank you, Kshitij Goel884Views0likes0Comments