Why does the Quartus® Prime Pro, Support Logic Generation stage fail in a design with multiple instances of the F-Tile Ethernet Multirate FPGA IP when the option Enable dedicated CDR clock output has been selected?

Description

Due to a problem in the Quartus® Prime Pro Edition Software version 23.3, the Support Logic Generation stage of compilation will fail in a design with multiple instances of the F-Tile Ethernet Multirate FPGA IP if the variants have enabled the Enable dedicated CDR clock output option.

Resolution

There is no workaround for this problem.

This problem has been fixed in version 23.4 of the Quartus® Prime Pro Edition Software.