Knowledge Base Article
Why can't I force the parity on the Cyclone® V SoC UART?
Description
The Arria® V and Cyclone® V SoC UART do not provide the flexibility to force the parity. Therefore, bit 5 in the UART lcr register documentation is greyed out as reserved.
Resolution
Intel has no plan to support this feature for the Cyclone V SoC device family but is available on Intel® Arria® 10 FPGAs.
Updated 24 days ago
Version 2.0No CommentsBe the first to comment