Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Critical Warning: Timing requirements not met and SRAM problems

Hello

I had a design that works properly on a DE2 board. I am trying to implement the same design on a DE2-115 board, and I found some troubles.

The design seems to work well until I try to use the NIOS II with the external SRAM memory. When I try to debug the software (and, a simple "Hello world", too), memory validation fail.

I modify just a bit the vhdl code and recompile and it seems to work....

I modify just a bit the vhdl code and recompile and it doesn't work....

Finally I find the following warning:

"Critical Warning: Timing requirements not met"

Could it be the cause of my trouble? How can I fix it?

Sorry for my poor english sintaxis.

Thanks.

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Well, put simply, "Timing requirements were not met" and thus your design will, probably, not work.

    You need to track down the failing paths and see why they're failing.