Forum Discussion
EBERLAZARE_I_Intel
Regular Contributor
7 years agoHi,
Based on the u-boot log, it seems that your DDR is not calibrated successfully. DDR calibration failure will sometimes causing the resetting CPU.. loop.
When you mentioned, "The U-Boot runs perfectly when the fpga configured from u-boot from QSPI flash" correct me if I am wrong, you are seeing the DDR calibration has passed and able to go to u-boot and able configure the FPGA?