Using SoCEDS Error with "my_first_hps"

Question

I want to use HPS on my FPGA Board. For this I started with the tutorial and examples like "my_first_hps".
The goal would have been, just like in the example, use my laptop (running on Windows 11) to code and compile everything and transfer it over to the FPGA to execute it.
Now this is where the problem starts.

I can compile my main.c without a problem by just doing "gcc main.c" in the ARM DS Command Prompt, the Embedded-Command-Shell with Cygwin or even on LXDE on the FPGA directly. But only when not using the libraries which are needed for more complex HPS tasks.

Since I want to use HPS and also use the HPS components (LED, ...) I thought it would be useful to do it the intended way, by using the Makefile, just like in the examples.
But as soon as I execute "make" in the cygwin shell it throws the make (e=2) error.
Just like this question and several others on the forum.
https://community.intel.com/t5/Intel-SoC-FPGA-Embedded/my-first-fpga-makefile-error/m-p/625311

I have not found a fix yet, even though I tried almost everything I found online. However I found one question where this link appeared.
https://rocketboards.org/foswiki/Documentation/SoCEDS?t=2020-05-27T01:34:07%2000:00#Install_ARM_DS_AN1

This documentation is of course way more detailed. I did EVERYTHING just like it is mentioned on the website.
The only difference is that I used the "free" option for ARM DS IDE since I would probably need more than 30 days for the things I want to do.

I also tried downloading the gcc toolchains separately and added them to Arm DS IDE since the arm-linux-... toolchain was not present in my IDE, which is of course the one I would need. Have I done something wrong while adding it? Do I have to add it to Cygwin somehow as well?

I have no idea how to fix the error.
I also reinstalled everything several times.

yoshiaki_altera · Answer

Hello MF28,

Could you please provide the following information?
1) Target FPGA SoC Device/Board
2) Quartus/SoC EDS Version
3) Host OS (Windows or Linux)
4) Boot device(SD-CARD or QSPI)
5) Are Preloader(SPL) and U-Boot up and running?  
6) Target OS (Linux, Bare Metal or the other)
7) ARM DS Version

Best regards,
 Yoshiaki Saito

mf28 · Answer

Hello YoshiakiS!1) I am using the Intel Cyclone V DE10-Standard Board for the University Program2) I am using Quartus Prime Lite Edition 21.1 and the SoC EDS Version 20.13) My Host OS is Windows 11 4) I am booting on the FPGA from a SD-Card5) I am not able to come this far anyway so I have not tried it6) The FPGA would run on LXDE and everything works fine7) I tried the discontinued DS-5 Version and also installed the ARM DS 2021.1 VersionWhen for example going step by step by the provided PDFs for the FPGA (or provided online) like this onehttps://rocketboards.org/foswiki/pub/Projects/DE1SOCMyFirstHPS/My_First_HPS.pdf?t=1471001068then the error happens in Chapter 2.4 where they would compile their makefile. If I compile it with just "gcc main.c" it works fine and also works on the FPGA. But for using the HPS libraries (for my own project as well as the provided example projects) I would want to do it the intended way with the makefiles, which is not working due to the error like said before (make(e = 2): ...)The whole error message (in german) is:arm-linux-gnueabihf-gcc -g -Wall -D soc_cv_av -I C:/intelFPGA_lite/21.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -I C:/intelFPGA_lite/21.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.oprocess_begin: CreateProcess(NULL, arm-linux-gnueabihf-gcc -g -Wall -D soc_cv_av -I C:/intelFPGA_lite/21.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -I C:/intelFPGA_lite/21.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.o, ...) failed.make (e=2): Das System kann die angegebene Datei nicht finden.make: *** [main.o] Error 2

yoshiaki_altera · Answer

Hi MF28,

Thank you for providing the information with us.
I have duplicated the issue at our site as below.

yoshiaki@yoshiaki-mobl1 /cygdrive/c/workspace/hps/my_first_hps
$ make
arm-linux-gnueabihfgcc -g -Wall -Dsoc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.o
process_begin: CreateProcess(NULL, arm-linux-gnueabihfgcc -g -Wall -Dsoc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.o, ...) failed.
make (e=2): The system cannot find the file specified.
make: *** [main.o] Error 2

So, I'm investigating the issue.

Best regards,
 Yoshiaki Saito

mf28 · Answer

Hi Yoshiaki!Thank you very much in advance, I hope a solution can be found.Looking forward to hearing from you again.BR
MF28

yoshiaki_altera · Answer

Hello MF28,

I’d like to confirm your target application just in case.
Do you want to compile a Linux Application on Windows?
If so, please see the steps below.
1) Download gcc-arm-10.3-2021.07-mingw-w64-i686-arm-none-linux-gnueabihf.tar.xz
2) Extract the tool to your specific folder.
3) Add the bin path to Path variable in “Edit the system environment variables”.
 In my case, I installed the tools into C:	ools so actual path is:
C:	ools\gcc-arm-10.3-2021.07-mingw-w64-i686-arm-none-linux-gnueabihf\bin
Fig 1
Fig2
Fig 3
4) Update CROSS_COMPILE in Makefile as below.
CROSS_COMPILE = arm-none-linux-gnueabihf-

Here is actual log.
yoshiaki@yoshiaki-mobl1 /cygdrive/c/workspace/hps/my_first_hps
$ make
arm-none-linux-gnueabihf-gcc -g -Wall -Dsoc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -IC:/intelFPGA/20.1/embedded/ip/altera/hps/altera_hps/hwlib/include/ -c main.c -o main.o
arm-none-linux-gnueabihf-gcc -g -Wall main.o -o my_first_hps

Lastly, the hwlibs is for bare metal application, not Linux. See a link below for more details.
Hardware Library (HWLibs)
https://rocketboards.org/foswiki/Documentation/HWLib

Best regards,
 Yoshiaki Saito

Forum Discussion

Using SoCEDS Error with "my_first_hps"

8 Replies

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel