Forum Discussion

New Contributor

4 years ago

Using SoC Interrupts, Timer, ... MakeFile Error / Question

Hello! I am trying to use the interrupts from FPGA to HPS (for example with the buttons of the Cyclone V Board etc). At first I was not able to get the compilation with the makefile to work, si...

Makefile.txt1 KB

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

I've checked there are no issue with the design files in Quartus, this seems to be an issue with the makefile.

We have an example for Timer, could you try this one and see if you are seeing the same issue there?:

https://github.com/altera-opensource/intel-socfpga-hwlib/tree/master/examples/CVAV

After that, you could make the makefile as the example as how it works with the timer.

MF28
New Contributor
4 years ago
Hello!
I will try the example as soon as possible and give feedback about it.
BR

Forum Discussion

Using SoC Interrupts, Timer, ... MakeFile Error / Question

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel