kgrcfffNew Contributor3 years agoUse the adder on cyclone V FPGA board Hello, I am working on implementing a TDC using the Cyclone V FPGA board and I have referred to some papers that suggest using two adders in the LUT to construct a carry chain. Therefore, I ha...Show Moreug_low_level.pdf505 KB
Recent DiscussionsUnstable fpga programming using HPS(Agilex3)Stratix 10 HPS LED exampleHPS ip configuration in platform designer for uart0 enabling in arria 10 socS10 hps fpga2sdram bridge low speedSoC EDS, compile uboot for Arria 10 SoC