kgrcfffNew Contributor2 years agoUse the adder on cyclone V FPGA board Hello, I am working on implementing a TDC using the Cyclone V FPGA board and I have referred to some papers that suggest using two adders in the LUT to construct a carry chain. Therefore, I ha...Show Moreug_low_level.pdf505 KB
Recent DiscussionsWhy does the system report an error when generating rbf from sof files and fsbl files?Agilex5 HPS running bare-metal code does not access FPGA fabricSolvedRTEMS for AgilexZephyr and FreeRTOS for Agilex7/9Operating system kernel-level FPGA bridge communication