Forum Discussion

New Contributor

4 years ago

Reset on execution of bare-metal app after bootloader - DE10-Nano (Cyclone V)

Hardware: DE10-Nano demo board (Cyclone V) IDE: Arm DS 2022.0 SoC EDS: 20.1 (Standard) I'm developing a bare metal application for a Cyclone V. I am able to debug directly with no problems when u...

tehjingy_Altera

Regular Contributor

4 years ago

Hi Brett

You could refer to the document

Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_soc_eds.pdf

Under section 9.1.

Sorry that you got a bad experience in the Intel Documents, I will try to the engineering team to update document.

This will help further enhance your experience in the future.

Regards

Jingyang, Teh

Forum Discussion

Reset on execution of bare-metal app after bootloader - DE10-Nano (Cyclone V)

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel