YoelsNew Contributor2 years agoOn Arria10, how to measure time from power-up On Arria10 that was build in Altera 20.1 environment, I have a startup sequence that includes SPL+UBoot 2020.04 and then after it a VxWorks image: When the VxWorks image loads I want to add a note t...Show More
mabdrahiContributor2 years agoHi Yoels,Do you have anymore question?Can I close this case?Thank you,Aliff
Recent DiscussionsWhy does the system report an error when generating rbf from sof files and fsbl files?Agilex5 HPS running bare-metal code does not access FPGA fabricSolvedRTEMS for AgilexZephyr and FreeRTOS for Agilex7/9Operating system kernel-level FPGA bridge communication