ZhiqiangLiangOccasional Contributor8 months agoIssue of converting Avalon to AXI4Lite Hi, In the past a few days, I have been debugging the system in Cyclone 10 LP 10CL120YF484. I did the following steps: 1) In Platform Designer, I create a new IP whose name BF5V whose interface is...Show More
tehjingy_AlteraRegular Contributor8 months agoHi Did you try out the suggestion in the previous comment?RegardsJingyang, Teh
Recent DiscussionsWhy does the system report an error when generating rbf from sof files and fsbl files?Agilex5 HPS running bare-metal code does not access FPGA fabricSolvedRTEMS for AgilexZephyr and FreeRTOS for Agilex7/9Operating system kernel-level FPGA bridge communication