Forum Discussion

Occasional Contributor

6 months ago

Issue of converting Avalon to AXI4Lite

Hi, In the past a few days, I have been debugging the system in Cyclone 10 LP 10CL120YF484. I did the following steps: 1) In Platform Designer, I create a new IP whose name BF5V whose interface is...

Fpga Devkit

tehjingy_Altera

Regular Contributor

6 months ago

Is it possible if you could use the macro available in the io.h of the Nios HAL?

Try using the IOWR macros to write the values.

https://www.intel.com/content/www/us/en/docs/programmable/683282/current/hal-behavior-for-nios-ii-device-driver.html

Just for further checking, could you send me a screenshot of the address map in the platform designer?

Regards

Jingyang, Teh

Forum Discussion

Issue of converting Avalon to AXI4Lite

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel