Forum Discussion

TLie0's avatar
TLie0
Icon for New Contributor rankNew Contributor
7 years ago

How to make Intel FPGA starter edition 10.5b to display systemverilog unpacked array?

I am in the middle of trying out Intel FPGA starter edition 10.5b, however I can not get modelsim to display my unpacked array signal in the systemverilog. The simulation works fine but vsim does not...