How can i create QSYS Design using HPS for PCIe/Ethernet interface

Currently we are working with Agilex FPGA SOC Design. First time am using this Agilex SOC Design,would like to create a QSYS Design by connecting FPGA and HPS Interfaces through Platform design too...