Forum Discussion
Central1
New Contributor
3 years agoFPGA digital image processing project. DE1SOC
Hello, hope everyone is doing fine.
I am facing a problem with a digital image processing project that I am currently implementing on the DE1SOC FPGA.
My proposed architecture is a generation of ...
EBERLAZARE_I_Intel
Regular Contributor
3 years agoHi,
Unfortunately, we don't have the example designs and driver for using the HPS for image processing.
You could take a look at our VIP UG on which IP would suite your desire and see if the example design on DVI Display below would help: