Forum Discussion

srinivasan's avatar
srinivasan
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

EMIF user logic timing diagram

I'm using EMIF IP Core in my Arria10 SoC, there's an auto-generated Avalon-MM interface to communicate with user logic, but I haven't found the timing diagram of Avalon-MM in the EMIF user guide so far, where can I find the the correct timing diagram?

No RepliesBe the first to reply