Forum Discussion

New Contributor

4 years ago

DMA - Controller [Cyclone V, DE1SOC]

Hello, I am trying to perform an FPGA TO HPS and vice versa communication using the following method. (This platform designer design isn't made by me, took it from the cornell website). So what i...

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

Unfortunately, we do not have the particular design example, for the HPS DMA you may refer to:

https://www.intel.com/content/www/us/en/docs/programmable/683126/21-2/dma-controller-45584.html

For the FPGA DMA:

https://www.intel.com/content/www/us/en/docs/programmable/683130/22-3/dma-controller-core.html

You application C code can be stored in the SD card, and be loaded whether in U-boot or Linux.

Forum Discussion

DMA - Controller [Cyclone V, DE1SOC]

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel