CAlexContributor3 years agoDe10 HPS issue with FPGA interval timer IP Hi, I'm now using the interval timer ip on HPS, I set the ip as general purposed timer. The timer is set to 100 ms and there is a timer_palus link to my fpga led[1] The setting is as shown: ...Show Moretimer.v18 KB
Recent DiscussionsUnique ID registers in Cyclone VAudio interface with Agilex 5 A5ED065BB32AI4SOperating system kernel-level FPGA bridge communicationRouting PL DDR to PSValidating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel