CAlexContributor3 years agoDe10 HPS issue with FPGA interval timer IP Hi, I'm now using the interval timer ip on HPS, I set the ip as general purposed timer. The timer is set to 100 ms and there is a timer_palus link to my fpga led[1] The setting is as shown: ...Show Moretimer.v18 KB
Recent DiscussionsUnstable fpga programming using HPS(Agilex3)Stratix 10 HPS LED exampleHPS ip configuration in platform designer for uart0 enabling in arria 10 socS10 hps fpga2sdram bridge low speedSoC EDS, compile uboot for Arria 10 SoC