CAlexContributor2 years agoDe10 HPS issue with FPGA interval timer IP Hi, I'm now using the interval timer ip on HPS, I set the ip as general purposed timer. The timer is set to 100 ms and there is a timer_palus link to my fpga led[1] The setting is as shown: ...Show Moretimer.v18 KB
Recent DiscussionsWhy does the system report an error when generating rbf from sof files and fsbl files?Agilex5 HPS running bare-metal code does not access FPGA fabricSolvedRTEMS for AgilexZephyr and FreeRTOS for Agilex7/9Operating system kernel-level FPGA bridge communication