CAlexContributor3 years agoDe10 HPS issue with FPGA interval timer IP Hi, I'm now using the interval timer ip on HPS, I set the ip as general purposed timer. The timer is set to 100 ms and there is a timer_palus link to my fpga led[1] The setting is as shown: ...Show Moretimer.v18 KB
CAlexContributor3 years agoIt seems I can't reset the TO bit, when I wish to reset the bit it turns to 1 immediately.
Recent DiscussionsAgilex 5 AI flowFatal error in Module tennm_noc_fabric_adaptor in file .../sim_lib/tennm_agilex7_io96_ncrypt.svrsu_client failing to write to slotSolvedS10 hps fpga2sdram bridge low speedArria 10 SoC – USB devices always enumerating as Full-Speed (Yocto 4.1, dwc2)