Forum Discussion

Occasional Contributor

4 years ago

ddr3 example design generate error

Hey to you all, I'm using Cyclone V Soc development kit. also I'm using linux operating system red hat 6.10/7.6. when I'm trying to generate ddr3 example design I'm getting those errors: ...

AdzimZM_Altera

Regular Contributor

4 years ago

Hi Ram,

Can you check with below KDB if the resolution is working at your end?

LINK: https://www.intel.com/content/www/us/en/support/programmable/articles/000086438.html

Thanks.

-Adzim

Forum Discussion

ddr3 example design generate error

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel