Forum Discussion

New Contributor

5 years ago

Solved

Cyclone V SoC Unused Pin

Hello, I am attempting to design a PCB based around an Intel Cyclone V SoC and am struggling to figure out the unused pin connectivity. The Intel Pin Connection Guideline for the DIFFIO_TX pins dir...

EBERLAZARE_I_Intel
5 years ago
Hi,

I believe below is the answer to your questions:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd10192006_240.html#:~:text=better%20noise%20immunity.-,If%20you%20set%20the%20unused%20pins%20as%20%22inputs%20tri%2Dstated,and%20prevent%20it%20from%20floating.

EBERLAZARE_I_Intel

Regular Contributor

5 years ago

Hi,

I believe below is the answer to your questions:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd10192006_240.html#:~:text=better%20noise%20immunity.-,If%20you%20set%20the%20unused%20pins%20as%20%22inputs%20tri%2Dstated,and%20prevent%20it%20from%20floating.

btmoreau

New Contributor

5 years ago

Thank you for your response!

Forum Discussion

Cyclone V SoC Unused Pin

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel