Forum Discussion

Rleduc's avatar
Rleduc
Icon for New Contributor rankNew Contributor
3 years ago

Cannot open bsp-editor with SoC EDS Pro 19.1 on Linux

Hello all, After having struggled for too long, I had to come here to seek for help. I want to work on SoC-FPGA projects with Intel Arria 10 board: Terasic HAN Pilot , which for information, an...
Rleduc's avatar
Rleduc
Icon for New Contributor rankNew Contributor
3 years ago

Hi,

Thank you for your answer,

Sorry I'm not very familiar with bootflow manipulation, what do you mean by programming the FPGA then it will boot HPS after ? What should I do in order to get this since I understood it is not possible ? I don't see how I can use the old flow and try to implement it in the new design.

Regards