Forum Discussion

New Contributor

3 years ago

Arria 10 DDR3 Emif calibration issues

Hi everyone, In a new project we proposed to use Arria 10 10AX016E3F27I2SG FPGA. As external memory we use the AS4C128M8D3B 1Gb DDR3 SSDRAM. All our attempts to control the DDR3 correctly have ...

Emif Toolkit.zip10 KB

ddr3-Q18.0-small.qar1.6 MB

Readme-NIOS.txt9 KB

AdzimZM_Altera

Regular Contributor

3 years ago

As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

Forum Discussion

Arria 10 DDR3 Emif calibration issues

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel